Electronics: Can an FPGA PLL lose lock if it is supplied with a stable input clock signal?

Electronics: Can an FPGA PLL lose lock if it is supplied with a stable input clock signal?

Helpful? Please support me on Patreon: https://www.patreon.com/roelvandepaar

With thanks & praise to God, and with thanks to the many people who have made this project possible! | Content (except music & images) licensed under CC BY-SA https://meta.stackexchange.com/help/licensing | Music: https://www.bensound.com/licensing | Images: https://stocksnap.io/license & others | With thanks to user The Photon (electronics.stackexchange.com/users/6334), user JRE (electronics.stackexchange.com/users/47070), user EquipDev (electronics.stackexchange.com/users/72963), user analogsystemsrf (electronics.stackexchange.com/users/132064), and the Stack Exchange Network (electronics.stackexchange.com/questions/493760). Trademarks are property of their respective owners. Disclaimer: All information is provided "AS IS" without warranty of any kind. You are responsible for your own actions. Please contact me if anything is amiss at Roel D.OT VandePaar A.T gmail.com